원s/Verilog
[Verilog] Test Bench
jjin bbang
2020. 6. 27. 22:52
Test-bench organization
Simple test-bench
   |
 |
  |
 |
  |
 |
- Sends data to design
- No interaction
Sophisticated test-bench
  |
 |
- Models environment
- Evolves towards system model
- Self checking
반응형