본문 바로가기

원s/RTL

[Syn] VCS Command

VCS Quick Start

 

VCS Script

[function simulation]

더보기
$ ./run_vcs_fsim.tcl
vcs \
-sverilog \
-timescale=1ns/1ns \
+v2k -R -gui \
<tb.v> \
<fun.v> \
-l fsim.log

 

[timing simulation]

더보기
$ ./run_vcs_tsim.tcl
vcs \
-sverilog \
-full64 \
-reportstats \
-timescale=1ns/1ns \
+define+<MACRO> \
-sdf max:<TOP.DUT>:<syn.sdf> \
-negdelay \
+neg_tchk \
+maxdelays \
+incdir+<PATH> \
+v2k -R -gui \
<tb.v> \
<syn.v> \
<PATH>/<pdk.v> \
-l tsim.log

 

 

 

 

 

[참조]

https://solvnet.synopsys.com/

 

'원s > RTL' 카테고리의 다른 글

[Syn] Synthesis Constrain Command  (0) 2021.03.13
[RTL] HW Verification  (0) 2020.05.30