Variable
| 0 | logic ‘0’ or a false |  |
| 0 | logic ‘1’ or a true | |
| x | don’t care or unknown value | |
| z | high-impedance |
Number representation
| `b | binary |  |
| `d | decimal | |
| `h | hexadecimal |
Data type
| wire | Net type |  |
| reg | Register type | |
  |
||
| integer | Signed decimal form, 32bits | |
| parameter | Constant value | |
| localparam | Constant value | |
| `define | Constant value | |
Array
  |
 |
'원s > Verilog' 카테고리의 다른 글
| [Verilog] Combination Logic (0) | 2020.04.05 |
|---|---|
| [Verilog] Logic Gate (0) | 2020.03.21 |
| [ModelSim] Verilog Simulation Start (0) | 2020.03.01 |
| [Verilog] Verilog Introduction (0) | 2020.03.01 |
