Test-bench organization
Simple test-bench
   |
 |
  |
 |
  |
 |
- Sends data to design
- No interaction
Sophisticated test-bench
  |
 |
- Models environment
- Evolves towards system model
- Self checking
'원s > Verilog' 카테고리의 다른 글
| [Verilog] Sequential Logic (0) | 2020.05.02 |
|---|---|
| [Verilog] Combination Logic (0) | 2020.04.05 |
| [Verilog] Logic Gate (0) | 2020.03.21 |
| [Verilog] Data type (0) | 2020.03.08 |
